INTRODUCTION
With the growing popularity and applications of largescale sensor-based wireless networks, the need to adopt inexpensive, green communications strategies is of paramount importance. To address such purpose the top most challenge concerns the supply and management of the energy required to operate the system. One approach is to deploy a network comprising self-powered nodes extracting their power from a variety of natural (sunlight, thermal..) and/or man-made (propagating radio waves, mechanical vibration..) sources for sustained network operation [1] , [2] . Thus there is a strong motivation to enable off-the-shelf wireless sensor network (WSN) with energy harvesting capability that would allow sensor nodes to fill part or all of its energy costs.
The propagating radiofrequency (RF) waves allow low cost, compact and adaptable solutions in energy harvesting [3] . Among the most popular frequency allocations are the 900 MHz and 2.4 GHz ISM bands. Since the attenuation of the RF waves is inversely proportional to the frequency, the 900 MHz band yields lower loss in the power transmission. On the other hand the higher the frequency the smaller is the antenna, so the 2.4 GHz band allows more compact solutions.
This work investigates the design and implementation of RF energy harvesters in the unlicensed ISM Bands at 900 MHz and 2.4 GHz on FR4 printed circuit boards (PCB) with off-the-shelf devices. The optimization of a RF harvester including a rectifier, a matching network and a storage capacitor is first investigated through the close form expression of the overall voltage gain. As case of study the measurement results of four demonstrators are presented and discussed with respect to the theoretical results proposed in section II. A scenario of wireless power transmission with standard dipole antenna finalizes the characterization of the harvesting modules. The basic architecture of an RF energy harvester is presented in Fig. 1 . The antenna performs the transduction of an electromagnetic energy into an electrical signal. To transfer a maximum of the signal to the rectifier a matching network is introduced. The rectifier converts the AC signal into a DC voltage charging a storage capacitor.
In RFID applications the rectifier supplies the tag on time [4] . The design is usually led by the minimum load current and rectified voltage required to operate the tag properly. In such a case the power efficiency of the rectifier is of major of importance [4] . In the context of RF harvesting the energy collected is first stored in a capacitor, or a battery, to be further released to the system. The available energy is defined by the storage element once its charge is completed. In this case the design of the rectifier focuses on maximizing the rectified voltage for a fixed input power. This purpose is investigated in this section with the modeling of a RF harvester including a N stage voltage doubler, a L type matching network, a resistive antenna, and coupled to a chemical storage capacitor.
A. Rectifier
Since the level of collected power, P rf , is low, the AC to DC converter, namely the rectifier, is based on a voltage multiplier to deliver an acceptable output DC voltage. A Cockcroft-Walton Voltage Doubler [4] , Fig. 2 , composes the elementary stage of the rectifier where C 1 (100 pF) and D 1 form the negative clamp, C 2 (100 nF) and D 2 achieves peak rectification. The diode skills are critical for the overall performances of the module. Schottky diodes, offering a low threshold voltage and a high switching speed are well suited for RF energy harvesting. For this design the Avago HSMS-2852 zero biased diode is used. The single stage doubler of Fig. 2 serves as a basic building block for the multi-stage rectifier. The leakage current, I leakage , comes from the dielectric losses in the storage capacitor C 2 . At a fixed temperature this current is almost constant over a wide range of the rectified voltage. At low power, the AC input voltage v in operates the diodes close to the threshold voltage. In this region of conduction the voltage drop across the diode is strongly dependent of the current. According [5] in the steady-state conditions the peak of diode drop voltage, V Dpeak , is:
With V T , the thermal voltage, n the diode non-ideality factor, I S , the saturation current of the diode, and χ an empirical term representing the ratio of peak diode current to leakage current. If we assume that the parasitic capacitor of D 1 is negligible compared to C 1 , and C 2 is larger than C 1 , the rectified voltage, V REC , of a N stage doubler in steady-state conditions can be derived as follows : At a fixed frequency f 0 the input admittance Y REC of a N stage rectifier is:
The expression (3) highlights that the real part of the input impedance decreases with the number of cascaded stage where as the input equivalent capacitor increases.
B. Matching Network
A schematic of the harvesters developed in this work is proposed in Fig. 4 . To transfer a maximum of the available power delivered by the antenna, P rf , to the rectifier, the matching block is expected to present an input impedance Z in/match equals to Z ant * at the operating frequency f 0 . To reduce the losses a minimum of devices should be embedded in its synthesis. It is completed by the L-matching configuration depicted in Fig. 4 , which only needs a capacitive and an inductive section to perform a narrow band matching. Combining (1) to (5) we can derive the rectified voltage V REC as a function of the input available power, P rf :
V REC is drawn in Fig. 5 for various number of stage at 900 MHz. The leakage current is fixed to 1,5 μA, the parameters of HSMS-2852 diodes are extracted from the data sheet and the antenna impedance is 50 Ohm.
Rdbl(Ω) 3250 1250
Cdbl(pF) 0.52 0.60 
When P in is lower than -20 dBm, a limited number of cascaded stages, typically one or two, yields a larger rectified voltage. Indeed most of the voltage gain comes from Q match which decreases with N in (4). Above -20 dBm increasing the number of stages significantly improves the rectified voltage as illustrated by the 4-stage and 6-stage topologies in Fig. 5 . Unlike tags in RFID applications, a RF harvester is not supposed to be in line of sight of the RF source. As consequences we assume that the collected power ranges from -25 dBm to -10 dBm in the best case. The harvesting module is so expected to have a good sensitivity, high Q match , to operate in very low power conditions, and also enough voltage gain in case of a larger collected power. Referring to Fig. 5 , a single stage doubler clearly provides the best sensitivity but not enough voltage gain above -20 dBm. At the opposite a 6-stage rectifier starts to be really efficient above -13 dBm. To investigate this tradeoff we developed a 2-stage and a 4-stage harvester at 900 MHz and at 2.4 GHz.
III. CHARACTERISATION OF THE RF ENERGY HARVESTERS
The four harvesters are implemented with the same design, on a standard 1.5 mm FR4 printed circuit board (PCB), a sample is presented in Fig. 6 . For a fixed number of stage, the rectifier part is the same at 900 MHz and 2.4 GHz, only the input matching, length of the stub and C match , located on the left side of the PCB in Fig. 6 are resized. 
A. Input matching and rectifier performances
The harvesters have been first characterized without the antenna with a HP 8720 network analyzer. The input matching of each module is represented in Fig. 7 for an input power of -30 dBm. The 900 MHz demonstrators, Fig. 7(a) , are centered at 904 MHz with a very low return loss (S 11 <-17 dB).
In the 2.4 GHz band, Fig. 7(b) , the 4-stage module yields the best input matching (S 11 <-20 dB) at 2.38 GHz. The 2 stage version is centered at 2.46 GHz with a return loss of -14 dB. The Fig. 8 reports on the S 11 for various input power. We observe that the centered frequency shifts up with the input power. This phenomenon comes from the current dependency of the junction resistance of the diode. Indeed a larger input power induces an increase in diode current which reduces R v and C dbl in the equivalent model proposed in Fig. 3(a) . The amplitude of the shift is weakly dependent to the number of stages but it increases with the frequency. As illustrated in Fig. 8(a) , the frequency variation is 7 MHz, from 904 MHz to 911 MHz. At 2.4 GHz it is 40 MHz, Fig. 8(b) , from 2.38 GHz to 2.42 GHz. Fig. 9(a) , the 2-stage harvester provides a slightly larger rectified voltage than the 4-stage module. According the study of section II, most of the voltage amplification comes from the Q match of the input matching network for such range of power. Above -15 dBm the 4-stage is better and would be preferred as depicted in Fig. 9(b) . At 2.4 GHz, the low value of R dbl , 1250 Ω in Fig. 3(b) , limits Q match and most of the voltage amplification is performed by the doubler stages of the rectifier. For this reason the 4 stages harvester exhibits a larger rectified voltage V REC even at very low input power in Fig. 10 . 
IV. POWER HARVESTING TEST
A scenario of RF power harvesting has been set up in a testing room of the lab. A schematic of the test bench is proposed in Fig. 11 . The RF source is a HP 8720 network analyzer connected. A 50 Ω dipole antenna is used to transmit the power at the RF source in Fig. 12 
